

# E0C623A

## 4-bit Single Chip Microcomputer



- Core CPU Architecture
- SVD Circuit
- Super Low Operating Voltage (0.9V)
- High Quality Display LCD Driver

### DESCRIPTION

The E0C623A is an advanced single-chip CMOS 4-bit microcomputer consisting of the E0C6200A CMOS 4-bit core CPU. It also contains the ROM, RAM, LCD driver circuit, time base counter and stopwatch counter. The E0C623A provides an excellent solution for low-power consumption systems with clock functions.

### FEATURES


- CMOS LSI ..... 4-bit parallel processing
- Clock ..... 32.768kHz (Typ.)
- Instruction set ..... 100 instructions
- Instruction cycle time ..... 153μsec, 214μsec or 366μsec  
(depending on instruction)
- ROM capacity ..... 1,024 × 12 bits
- RAM capacity ..... 80 × 4 bits
- Input port ..... 4 bits  
(pull-down resistors are available by mask option)
- Output port ..... 4 bits
- Serial I/F ..... 8 bits (clock sync.)
- I/O port ..... 4 bits
- LCD driver ..... 20 segments × 3 commons, 1/3 duty or 4 commons, 1/4 duty  
(constant voltage power supply is built in)
- Built-in supply voltage detection (SVD) circuit
- Interrupts ..... Externa : Input interrupt                    1 line  
Internal : Timer interrupt                                    2 lines  
Serial interface interrupt                                    1 line
- Supply voltage ..... 1.5V/3.0V (Minimum operating voltage: 0.9V/1.8V)
- Current consumption ..... HALT mode                    : 1.0μA/1.0μA (Typ.)  
OPERATING mode : 2.5μA/2.5μA (Typ.)
- Package ..... QFP12-48pin (plastic), QFP6-60pin (plastic)  
Die form

### LINE UP


Model	Supply voltage	Clock
<b>E0C62L3A</b>	1.5V (0.9V to 2.0V)	32kHz (Crystal or CR oscillation)
<b>E0C623A</b>	3.0V (1.8V to 3.5V)	32kHz (Crystal or CR oscillation)

# E0C623A

## ■ BLOCK DIAGRAM




## ■ PIN CONFIGURATION



No.	Pin name	No.	Pin name	No.	Pin name	No.	Pin name
1	COM2	13	SEG12	25	P00	37	VDD
2	COM3	14	SEG13	26	N.C.	38	OSC1
3	SEG0	15	SEG14	27	RESET	39	OSC2
4	SEG1	16	SEG15	28	K00	40	VS1
5	SEG2	17	SEG16	29	K01	41	CA
6	SEG3	18	SEG17	30	K02	42	CB
7	SEG4	19	SEG18	31	K03	43	CC
8	SEG6	20	SEG19	32	R00	44	VL1
9	SEG8	21	TEST	33	R01	45	VL2
10	SEG9	22	P03	34	R02	46	VL3
11	SEG10	23	P02	35	R03	47	COM0
12	SEG11	24	P01	36	VSS	48	COM1

N.C. = No Connection



No.	Pin name	No.	Pin name	No.	Pin name	No.	Pin name
1	P00	16	OSC1	31	COM3	46	SEG13
2	N.C.	17	OSC2	32	N.C.	47	SEG14
3	RESET	18	VS1	33	SEG0	48	SEG15
4	K00	19	N.C.	34	SEG1	49	SEG16
5	K01	20	N.C.	35	SEG2	50	SEG17
6	K02	21	CA	36	SEG3	51	SEG18
7	K03	22	CB	37	SEG4	52	SEG19
8	R00	23	CC	38	SEG5	53	TEST
9	R01	24	N.C.	39	SEG6	54	N.C.
10	R02	25	VL1	40	SEG7	55	N.C.
11	R03	26	VL2	41	SEG8	56	N.C.
12	N.C.	27	VL3	42	SEG9	57	N.C.
13	N.C.	28	COM0	43	SEG10	58	P03
14	VSS	29	COM1	44	SEG11	59	P02
15	VDD	30	COM2	45	SEG12	60	P01

N.C. = No Connection

## PIN DESCRIPTION

Pin name	Pin No.		In/Out	Function
	QFP12-48pin	QFP6-60pin		
VDD	37	15	I	Power source (+) terminal
VSS	36	14	I	Power source (-) terminal
Vs1	40	18	O	Oscillation and internal logic system regulated voltage output terminal
VL1	44	25	O	LCD system regulated voltage output terminal (approx. -1.05 V)
VL2	45	26	O	LCD system booster output terminal (VL1 x 2)
VL3	46	27	O	LCD system booster output terminal (VL1 x 3)
CA-CC	41-43	21-23	-	Booster capacitor connecting terminal
OSC1	38	16	I	Crystal or CR oscillation input terminal
OSC2	39	17	O	Crystal or CR oscillation output terminal
K00-K03	28-31	4-7	I	Input terminal
P00-P03	25-22	1, 60-58	I/O	I/O terminal
R00-R03	32-35	8-11	O	Output terminal
SEG0-4	3-7	33-37	O	LCD segment output terminal (Convertible to DC output by mask option)
SEG5	-	38		
SEG6	8	39		
SEG7	-	40		
SEG8-19	9-20	41-52		
COM0-3	47, 48, 1, 2	28-31	O	LCD common output terminal
RESET	27	3	I	Initial reset input terminal
TEST	21	53	I	Test input terminal

## ELECTRICAL CHARACTERISTICS

### Absolute Maximum Ratings

(VDD=0V)

Rating	Symbol	Value	Unit
Supply voltage	Vss	-5.0 to 0.5	V
Input voltage (1)	Vi	Vss - 0.3 to 0.5	V
Input voltage (2)	Viosc	Vss - 0.3 to 0.5	V
Operating temperature	Topr	-20 to 70	°C
Storage temperature	Tstg	-65 to 150	°C
Soldering temperature / Time	Tsol	260°C, 10sec (lead section)	-
Permissible dissipation *1	Pd	250	mW

\*1: In case of plastic package (QFP12-48pin).

### Recommended Operating Conditions

#### E0C623A

(Ta=-20 to 70°C)

Condition	Symbol	Remark	Min.	Typ.	Max.	Unit
Supply voltage	Vss	VDD=0V	-3.5	-3.0	-1.8	V
Oscillation frequency	fosc1	Crystal oscillation		32.768		kHz
	fosc2	CR oscillation, R=420kΩ		65	80	kHz
Booster capacitor (1)	C1		0.1			μF
Booster capacitor (2)	C2		0.1			μF
Capacitor between VDD and VL1	C3		0.1			μF
Capacitor between VDD and VL2	C4		0.1			μF
Capacitor between VDD and VL3	C5		0.1			μF
Capacitor between VDD and Vs1	C6		0.1			μF

#### E0C62L3A

(Ta=-20 to 70°C)

Condition	Symbol	Remark	Min.	Typ.	Max.	Unit
Supply voltage	Vss	VDD=0V *3	-2.0	-1.5	-1.1	V
		VDD=0V, With software control *1	-2.0	-1.5	-0.9 *2	V
Oscillation frequency	fosc1	Crystal oscillation		32.768		kHz
	fosc2	CR oscillation, R=420kΩ		65	80	kHz
Booster capacitor (1)	C1		0.1			μF
Booster capacitor (2)	C2		0.1			μF
Capacitor between VDD and VL1	C3		0.1			μF
Capacitor between VDD and VL2	C4		0.1			μF
Capacitor between VDD and VL3	C5		0.1			μF
Capacitor between VDD and Vs1	C6		0.1			μF

\*1: When the heavy load protection mode is set by software and the SVD circuit is turned off.

\*2: The voltage which can be displayed on the LCD panel will differ according to the characteristics of the LCD panel.

\*3: When there is no software control during CR oscillation or crystal oscillation.

# E0C623A

## ● DC Characteristics

### E0C623A

(Unless otherwise specified:  $V_{DD}=0V$ ,  $V_{SS}=-3.0V$ ,  $f_{osc}=32.768kHz$ ,  $T_a=25^{\circ}C$ ,  $V_{S1}/V_{L1}-V_{L3}$  are internal voltage,  $C1-C6=0.1\mu F$ )

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit
High level input voltage (1)	$V_{IH1}$		$0.2 \cdot V_{SS}$		0	V
High level input voltage (2)	$V_{IH2}$		$0.15 \cdot V_{SS}$		0	V
Low level input voltage (1)	$V_{IL1}$		$V_{SS}$		$0.8 \cdot V_{SS}$	V
Low level input voltage (2)	$V_{IL2}$		$V_{SS}$		$0.85 \cdot V_{SS}$	V
High level input current (1)	$I_{IH1}$	$V_{IH1}=0V$ , No pull down resistor	0		0.5	$\mu A$
High level input current (2)	$I_{IH2}$	$V_{IH2}=0V$ , With pull down resistor	5		16	$\mu A$
High level input current (3)	$I_{IH3}$	$V_{IH3}=0V$ , With pull down resistor	30		100	$\mu A$
Low level input current	$I_{IL}$	$V_{IL}=V_{SS}$	-0.5		0	$\mu A$
High level output current (1)	$I_{OH1}$	$V_{OH1}=0.1 \cdot V_{SS}$			-1.0	mA
High level output current (2)	$I_{OH2}$	$V_{OH2}=0.1 \cdot V_{SS}$ (built-in protection resistance)			-1.0	mA
Low level output current (1)	$I_{OL1}$	$V_{OL1}=0.9 \cdot V_{SS}$	3.0			mA
Low level output current (2)	$I_{OL2}$	$V_{OL2}=0.9 \cdot V_{SS}$ (built-in protection resistance)	3.0			mA
Common output current	$I_{OH3}$	$V_{OH3}=-0.05V$			-3	$\mu A$
	$I_{OL3}$	$V_{OL3}=V_{L3}+0.05V$	3			$\mu A$
Segment output current (during LCD output)	$I_{OH4}$	$V_{OH4}=-0.05V$			-3	$\mu A$
	$I_{OL4}$	$V_{OL4}=V_{L3}+0.05V$	3			$\mu A$
Segment output current (during DC output)	$I_{OH5}$	$V_{OH5}=0.1 \cdot V_{SS}$			-300	$\mu A$
	$I_{OL5}$	$V_{OL5}=0.9 \cdot V_{SS}$	300			$\mu A$

### E0C62L3A

(Unless otherwise specified:  $V_{DD}=0V$ ,  $V_{SS}=-1.5V$ ,  $f_{osc}=32.768kHz$ ,  $T_a=25^{\circ}C$ ,  $V_{S1}/V_{L1}-V_{L3}$  are internal voltage,  $C1-C6=0.1\mu F$ )

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit
High level input voltage (1)	$V_{IH1}$		$0.2 \cdot V_{SS}$		0	V
High level input voltage (2)	$V_{IH2}$		$0.15 \cdot V_{SS}$		0	V
Low level input voltage (1)	$V_{IL1}$		$V_{SS}$		$0.8 \cdot V_{SS}$	V
Low level input voltage (2)	$V_{IL2}$		$V_{SS}$		$0.85 \cdot V_{SS}$	V
High level input current (1)	$I_{IH1}$	$V_{IH1}=0V$ , No pull down resistor	0		0.5	$\mu A$
High level input current (2)	$I_{IH2}$	$V_{IH2}=0V$ , With pull down resistor	2.0		16	$\mu A$
High level input current (3)	$I_{IH3}$	$V_{IH3}=0V$ , With pull down resistor	9.0		100	$\mu A$
Low level input current	$I_{IL}$	$V_{IL}=V_{SS}$	-0.5		0	$\mu A$
High level output current (1)	$I_{OH1}$	$V_{OH1}=0.1 \cdot V_{SS}$			-200	$\mu A$
High level output current (2)	$I_{OH2}$	$V_{OH2}=0.1 \cdot V_{SS}$ (built-in protection resistance)			-200	$\mu A$
Low level output current (1)	$I_{OL1}$	$V_{OL1}=0.9 \cdot V_{SS}$	700			$\mu A$
Low level output current (2)	$I_{OL2}$	$V_{OL2}=0.9 \cdot V_{SS}$ (built-in protection resistance)	700			$\mu A$
Common output current	$I_{OH3}$	$V_{OH3}=-0.05V$			-3	$\mu A$
	$I_{OL3}$	$V_{OL3}=V_{L3}+0.05V$	3			$\mu A$
Segment output current (during LCD output)	$I_{OH4}$	$V_{OH4}=-0.05V$			-3	$\mu A$
	$I_{OL4}$	$V_{OL4}=V_{L3}+0.05V$	3			$\mu A$
Segment output current (during DC output)	$I_{OH5}$	$V_{OH5}=0.1 \cdot V_{SS}$			-100	$\mu A$
	$I_{OL5}$	$V_{OL5}=0.9 \cdot V_{SS}$	130			$\mu A$

## ● Analog Circuit Characteristics and Current Consumption

### E0C623A (Normal Mode)

(Unless otherwise specified:  $V_{DD}=0V$ ,  $V_{SS}=-3.0V$ ,  $f_{osc}=32.768kHz$ ,  $T_a=25^{\circ}C$ ,  $C_G=25pF$ ,  $V_{S1}/V_{L1}-V_{L3}$  are internal voltage,  $C1-C6=0.1\mu F$ )

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit
Internal voltage	$V_{L1}$	Connect $1M\Omega$ load resistor between $V_{DD}$ and $V_{L1}$ (without panel load)	-1.15	-1.05	-0.95	V
	$V_{L2}$	Connect $1M\Omega$ load resistor between $V_{DD}$ and $V_{L2}$ (without panel load)	$2 \cdot V_{L1}$ -0.1		$2 \cdot V_{L1}$ $\times 0.9$	V
	$V_{L3}$	Connect $1M\Omega$ load resistor between $V_{DD}$ and $V_{L3}$ (without panel load)	$3 \cdot V_{L1}$ -0.1		$3 \cdot V_{L1}$ $\times 0.9$	V
SVD voltage	$V_{SVD}$		-2.55	-2.40	-2.25	V
SVD circuit response time	$t_{SVD}$				100	$\mu S$
Current consumption	IOP	During HALT		1.0	2.5	$\mu A$
		During execution *1	Without panel load	2.5	5.0	$\mu A$

\*1: The SVD circuit is turned off.

### E0C623A (Heavy Load Protection Mode)

(Unless otherwise specified:  $V_{DD}=0V$ ,  $V_{SS}=-3.0V$ ,  $f_{osc}=32.768kHz$ ,  $T_a=25^{\circ}C$ ,  $C_G=25pF$ ,  $V_{S1}/V_{L1}-V_{L3}$  are internal voltage,  $C1-C6=0.1\mu F$ )

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit
Internal voltage	$V_{L1}$	Connect $1M\Omega$ load resistor between $V_{DD}$ and $V_{L1}$ (without panel load)	-1.15	-1.05	-0.95	V
	$V_{L2}$	Connect $1M\Omega$ load resistor between $V_{DD}$ and $V_{L2}$ (without panel load)	$2 \cdot V_{L1}$ -0.1		$2 \cdot V_{L1}$ $\times 0.85$	V
	$V_{L3}$	Connect $1M\Omega$ load resistor between $V_{DD}$ and $V_{L3}$ (without panel load)	$3 \cdot V_{L1}$ -0.1		$3 \cdot V_{L1}$ $\times 0.85$	V
SVD voltage	$V_{SVD}$		-2.55	-2.40	-2.25	V
SVD circuit response time	$t_{SVD}$				100	$\mu S$
Current consumption	IOP	During HALT		2.0	5.5	$\mu A$
		During execution *1	Without panel load	5.5	10.0	$\mu A$

\*1: The SVD circuit is turned off.

### E0C62L3A (Normal Mode)

(Unless otherwise specified:  $V_{DD}=0V$ ,  $V_{SS}=-1.5V$ ,  $f_{osc}=32.768kHz$ ,  $T_a=25^{\circ}C$ ,  $C_G=25pF$ ,  $V_{S1}/V_{L1}-V_{L3}$  are internal voltage,  $C1-C6=0.1\mu F$ )

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit
Internal voltage	$V_{L1}$	Connect $1M\Omega$ load resistor between $V_{DD}$ and $V_{L1}$ (without panel load)	-1.15	-1.05	-0.95	V
	$V_{L2}$	Connect $1M\Omega$ load resistor between $V_{DD}$ and $V_{L2}$ (without panel load)	$2 \cdot V_{L1}$ -0.1		$2 \cdot V_{L1}$ $\times 0.9$	V
	$V_{L3}$	Connect $1M\Omega$ load resistor between $V_{DD}$ and $V_{L3}$ (without panel load)	$3 \cdot V_{L1}$ -0.1		$3 \cdot V_{L1}$ $\times 0.9$	V
SVD voltage	$V_{SVD}$		-1.30	-1.20	-1.10	V
SVD circuit response time	$t_{SVD}$				100	$\mu S$
Current consumption	IOP	During HALT		1.0	2.5	$\mu A$
		During execution *1	Without panel load	2.5	5.0	$\mu A$

\*1: The SVD circuit is turned off.

### E0C62L3A (Heavy Load Protection Mode)

(Unless otherwise specified:  $V_{DD}=0V$ ,  $V_{SS}=-1.5V$ ,  $f_{osc}=32.768kHz$ ,  $T_a=25^{\circ}C$ ,  $C_G=25pF$ ,  $V_{S1}/V_{L1}-V_{L3}$  are internal voltage,  $C1-C6=0.1\mu F$ )

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit
Internal voltage	$V_{L1}$	Connect $1M\Omega$ load resistor between $V_{DD}$ and $V_{L1}$ (without panel load)	-1.15	-1.05	-0.95	V
	$V_{L2}$	Connect $1M\Omega$ load resistor between $V_{DD}$ and $V_{L2}$ (without panel load)	$2 \cdot V_{L1}$ -0.1		$2 \cdot V_{L1}$ $\times 0.85$	V
	$V_{L3}$	Connect $1M\Omega$ load resistor between $V_{DD}$ and $V_{L3}$ (without panel load)	$3 \cdot V_{L1}$ -0.1		$3 \cdot V_{L1}$ $\times 0.85$	V
SVD voltage	$V_{SVD}$		-1.30	-1.20	-1.10	V
SVD circuit response time	$t_{SVD}$				100	$\mu S$
Current consumption	IOP	During HALT		2.0	5.5	$\mu A$
		During execution *1	Without panel load	5.5	10.0	$\mu A$

\*1: The SVD circuit is turned off.

# E0C623A

## E0C623A (CR, Normal Mode)

(Unless otherwise specified: V<sub>DD</sub>=0V, V<sub>SS</sub>=-3.0V, f<sub>OSC</sub>=65kHz, R<sub>CR</sub>=420kΩ, T<sub>a</sub>=25°C, V<sub>S1</sub>/V<sub>L1</sub>-V<sub>L3</sub> are internal voltage, C1-C6=0.1μF)

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit
Internal voltage	V <sub>L1</sub>	Connect 1MΩ load resistor between V <sub>DD</sub> and V <sub>L1</sub> (without panel load)	-1.15	-1.05	-0.95	V
	V <sub>L2</sub>	Connect 1MΩ load resistor between V <sub>DD</sub> and V <sub>L2</sub> (without panel load)	2•V <sub>L1</sub> -0.1		2•V <sub>L1</sub> ×0.9	V
	V <sub>L3</sub>	Connect 1MΩ load resistor between V <sub>DD</sub> and V <sub>L3</sub> (without panel load)	3•V <sub>L1</sub> -0.1		3•V <sub>L1</sub> ×0.9	V
SVD voltage	V <sub>SVD</sub>		-2.55	-2.40	-2.25	V
SVD circuit response time	t <sub>SVD</sub>				100	μS
Current consumption	I <sub>OP</sub>	During HALT		8.0	15.0	μA
		During execution *1	Without panel load	15.0	20.0	μA

\*1: The SVD circuit is turned off.

## E0C623A (CR, Heavy Load Protection Mode)

(Unless otherwise specified: V<sub>DD</sub>=0V, V<sub>SS</sub>=-3.0V, f<sub>OSC</sub>=65kHz, R<sub>CR</sub>=420kΩ, T<sub>a</sub>=25°C, V<sub>S1</sub>/V<sub>L1</sub>-V<sub>L3</sub> are internal voltage, C1-C6=0.1μF)

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit
Internal voltage	V <sub>L1</sub>	Connect 1MΩ load resistor between V <sub>DD</sub> and V <sub>L1</sub> (without panel load)	-1.15	-1.05	-0.95	V
	V <sub>L2</sub>	Connect 1MΩ load resistor between V <sub>DD</sub> and V <sub>L2</sub> (without panel load)	2•V <sub>L1</sub> -0.1		2•V <sub>L1</sub> ×0.85	V
	V <sub>L3</sub>	Connect 1MΩ load resistor between V <sub>DD</sub> and V <sub>L3</sub> (without panel load)	3•V <sub>L1</sub> -0.1		3•V <sub>L1</sub> ×0.85	V
SVD voltage	V <sub>SVD</sub>		-2.55	-2.40	-2.25	V
SVD circuit response time	t <sub>SVD</sub>				100	μS
Current consumption	I <sub>OP</sub>	During HALT		16.0	30.0	μA
		During execution *1	Without panel load	30.0	40.0	μA

\*1: The SVD circuit is turned off.

## E0C62L3A (CR, Normal Mode)

(Unless otherwise specified: V<sub>DD</sub>=0V, V<sub>SS</sub>=-1.5V, f<sub>OSC</sub>=65kHz, R<sub>CR</sub>=420kΩ, T<sub>a</sub>=25°C, V<sub>S1</sub>/V<sub>L1</sub>-V<sub>L3</sub> are internal voltage, C1-C6=0.1μF)

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit
Internal voltage	V <sub>L1</sub>	Connect 1MΩ load resistor between V <sub>DD</sub> and V <sub>L1</sub> (without panel load)	-1.15	-1.05	-0.95	V
	V <sub>L2</sub>	Connect 1MΩ load resistor between V <sub>DD</sub> and V <sub>L2</sub> (without panel load)	2•V <sub>L1</sub> -0.1		2•V <sub>L1</sub> ×0.9	V
	V <sub>L3</sub>	Connect 1MΩ load resistor between V <sub>DD</sub> and V <sub>L3</sub> (without panel load)	3•V <sub>L1</sub> -0.1		3•V <sub>L1</sub> ×0.9	V
SVD voltage	V <sub>SVD</sub>		-1.30	-1.20	-1.10	V
SVD circuit response time	t <sub>SVD</sub>				100	μS
Current consumption	I <sub>OP</sub>	During HALT		8.0	15.0	μA
		During execution *1	Without panel load	15.0	20.0	μA

\*1: The SVD circuit is turned off.

## E0C62L3A (CR, Heavy Load Protection Mode)

(Unless otherwise specified: V<sub>DD</sub>=0V, V<sub>SS</sub>=-1.5V, f<sub>OSC</sub>=65kHz, R<sub>CR</sub>=420kΩ, T<sub>a</sub>=25°C, V<sub>S1</sub>/V<sub>L1</sub>-V<sub>L3</sub> are internal voltage, C1-C6=0.1μF)

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit
Internal voltage	V <sub>L1</sub>	Connect 1MΩ load resistor between V <sub>DD</sub> and V <sub>L1</sub> (without panel load)	-1.15	-1.05	-0.95	V
	V <sub>L2</sub>	Connect 1MΩ load resistor between V <sub>DD</sub> and V <sub>L2</sub> (without panel load)	2•V <sub>L1</sub> -0.1		2•V <sub>L1</sub> ×0.85	V
	V <sub>L3</sub>	Connect 1MΩ load resistor between V <sub>DD</sub> and V <sub>L3</sub> (without panel load)	3•V <sub>L1</sub> -0.1		3•V <sub>L1</sub> ×0.85	V
SVD voltage	V <sub>SVD</sub>		-1.30	-1.20	-1.10	V
SVD circuit response time	t <sub>SVD</sub>				100	μS
Current consumption	I <sub>OP</sub>	During HALT		16.0	30.0	μA
		During execution *1	Without panel load	30.0	40.0	μA

\*1: The SVD circuit is turned off.

## ● Oscillation Characteristics

The oscillation characteristics change depending on the conditions (components used, board pattern, etc.). Use the following characteristics as reference values.

### E0C623A (Crystal oscillation circuit)

(Unless otherwise specified:  $V_{DD}=0V$ ,  $V_{SS}=-3.0V$ , Crystal: C-002R ( $C_1=35k\Omega$ ),  $C_G=25pF$ ,  $C_D$ =built-in,  $T_a=25^\circ C$ )

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit
Oscillation start voltage	$V_{sta}$	$t_{sta} \leq 5sec$ (Vss)	-1.8			V
Oscillation stop voltage	$V_{stp}$	$t_{stp} \leq 10sec$ (Vss)	-1.8			V
Built-in capacitance (drain)	$C_D$	Including the parasitic capacity inside the IC		20		pF
Frequency/voltage deviation	$\partial f/\partial V$	$V_{SS}=-1.8$ to $-3.5V$			5	ppm
Frequency/IC deviation	$\partial f/\partial IC$		-10		10	ppm
Frequency adjustment range	$\partial f/\partial C_G$	$C_G=5$ to $25pF$	40			ppm
Harmonic oscillation start voltage	$V_{hho}$	$C_G=5pF$ (Vss)			-3.5	V
Permitted leak resistance	$R_{leak}$	Between OSC1 and $V_{DD}$ , $V_{SS}$	200			$M\Omega$

### E0C62L3A (Crystal oscillation circuit)

(Unless otherwise specified:  $V_{DD}=0V$ ,  $V_{SS}=-1.5V$ , Crystal: C-002R ( $C_1=35k\Omega$ ),  $C_G=25pF$ ,  $C_D$ =built-in,  $T_a=25^\circ C$ )

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit
Oscillation start voltage	$V_{sta}$	$t_{sta} \leq 5sec$ (Vss)	-1.1			V
Oscillation stop voltage	$V_{stp}$	$t_{stp} \leq 10sec$ (Vss)	-1.1(-0.9)*1			V
Built-in capacitance (drain)	$C_D$	Including the parasitic capacity inside the IC		20		pF
Frequency/voltage deviation	$\partial f/\partial V$	$V_{SS}=-1.1$ to $-2.0V$ (-0.9) *1			5	ppm
Frequency/IC deviation	$\partial f/\partial IC$		-10		10	ppm
Frequency adjustment range	$\partial f/\partial C_G$	$C_G=5$ to $25pF$	40			ppm
Harmonic oscillation start voltage	$V_{hho}$	$C_G=5pF$ (Vss)			-2.0	V
Permitted leak resistance	$R_{leak}$	Between OSC1 and $V_{DD}$ , $V_{SS}$	200			$M\Omega$

\*1: Items enclosed in parentheses ( ) are those used when operating at heavy load protection mode.

### E0C623A (CR oscillation circuit)

(Unless otherwise specified:  $V_{DD}=0V$ ,  $V_{SS}=-3.0V$ ,  $R_{CR}=420k\Omega$ ,  $T_a=25^\circ C$ )

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit
Oscillation frequency dispersion	$f_{osc}$		-20	65kHz	20	%
Oscillation start voltage	$V_{sta}$	(Vss)	-1.8			V
Oscillation start time	$t_{sta}$	$V_{SS}=-1.8$ to $-3.5V$		3		mS
Oscillation stop voltage	$V_{stp}$	(Vss)	-1.8			V


### E0C62L3A (CR oscillation circuit)

(Unless otherwise specified:  $V_{DD}=0V$ ,  $V_{SS}=-1.5V$ ,  $R_{CR}=420k\Omega$ ,  $T_a=25^\circ C$ )


Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit
Oscillation frequency dispersion	$f_{osc}$		-20	65kHz	20	%
Oscillation start voltage	$V_{sta}$	(Vss)	-1.1			V
Oscillation start time	$t_{sta}$	$V_{SS}=-1.1$ to $-2.0V$		3		mS
Oscillation stop voltage	$V_{stp}$	(Vss)	-1.1			V

# E0C623A

## ■ BASIC EXTERNAL CONNECTION DIAGRAM



## ■ PACKAGE DIMENSIONS





**NOTICE:**

No part of this material may be reproduced or duplicated in any form or by any means without the written permission of Seiko Epson. Seiko Epson reserves the right to make changes to this material without notice. Seiko Epson does not assume any liability of any kind arising out of any inaccuracies contained in this material or due to its application or use in any product or circuit and, further, there is no representation that this material is applicable to products requiring high level reliability, such as, medical products. Moreover, no license to any intellectual property rights is granted by implication or otherwise, and there is no representation or warranty that anything made in accordance with this material will be free from any patent or copyright infringement of a third party. This material or portions thereof may contain technology or the subject relating to strategic products under the control of the Foreign Exchange and Foreign Trade Control Law of Japan and may require an export license from the Ministry of International Trade and Industry or other approval from another government agency.

© Seiko Epson Corporation 1999 All right reserved.

---

**SEIKO EPSON CORPORATION**

**ELECTRONIC DEVICES MARKETING DIVISION**

**IC Marketing & Engineering Group**

**ED International Marketing Department I (Europe & U.S.A.)**

421-8, Hino, Hino-shi, Tokyo 191-8501, JAPAN  
Phone : 042-587-5812 FAX : 042-587-5564

**ED International Marketing Department II (Asia)**

421-8, Hino, Hino-shi, Tokyo 191-8501, JAPAN  
Phone : 042-587-5814 FAX : 042-587-5110

